

# Am79486


## Subscriber Line Interface Circuit

The Am79486 Subscriber Line Interface Circuit implements the basic telephone line interface functions and enables the design of low cost, high performance POTS line interface cards.

### DISTINCTIVE CHARACTERISTICS

- Control states: Active, Ringing, Standby and Disconnect
- Low standby power
- -19 V to -58 V battery operation
- On-hook transmission
- Two-wire impedance set by single external impedance
- Programmable constant-current feed
- Programmable loop-detect threshold
- Programmable ring-trip detect threshold
- No -5 V supply required
- Current Gain = 500
- On-chip Thermal Management (TMG) feature
- Two on-chip relay drivers with relay snubbers


### BLOCK DIAGRAM



## ORDERING INFORMATION

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



| Valid Combinations |    |    |
|--------------------|----|----|
| Am79486            | -1 | JC |
|                    | -2 |    |

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

**Note:**

\* Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from -25°C to +85°C is guaranteed by characterization and periodic sampling of production units.

## CONNECTION DIAGRAM

## Top View

**Notes:**

1. Pin 1 is marked for orientation.
2. NC = No Connect
3. RSVD = Reserved. Do not connect to these pins.

## PIN DESCRIPTIONS

| Pin Names               | Type      | Description   |
|-------------------------|-----------|---|
| AGND/DGND               | Gnd       | Analog and Digital ground.  |
| A(TIP)                  | Output    | Output of A(TIP) power amplifier.   |
| BGND                    | Gnd       | Battery (power) ground.   |
| B(RING)                 | Output    | Output of B(RING) power amplifier.  |
| C2–C1                   | Inputs    | Decoder. TTL compatible. C2 is MSB and C1 is LSB.   |
| CAS                     | Capacitor | Anti-saturation pin for capacitor to filter reference voltage when operating in anti-saturation region.   |
| DA                      | Input     | Ring-trip negative. Negative input to ring-trip comparator.   |
| DB                      | Input     | Ring-trip positive. Positive input to ring-trip comparator.   |
| $\overline{\text{DET}}$ | Output    | Detector. Logic Low indicates that the selected detector is tripped. Logic inputs C2 and C1 select the detector. Open-collector with a built-in 15 k $\Omega$ pull-up resistor.                                 |
| HPA                     | Capacitor | High-Pass Filter Capacitor. A(TIP) side of high-pass filter capacitor.  |
| HPB                     | Capacitor | High-Pass Filter Capacitor. B(RING) side of high-pass filter capacitor.   |
| NC                      | —         | No connect. Pin not internally connected.   |
| RD                      | Resistor  | Detector resistor. Detector threshold set and filter pin.   |
| RDC                     | Resistor  | DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN).   |
| RINGOUT                 | Output    | Ring Signal Driver. Open-collector driver with emitter internally connected to BGND.  |
| RSN                     | Input     | The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 500 x the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node. |
| RSVD                    | —         | These pins are reserved for AMD use. Make no connection to these pins.  |
| TESTIN                  | Input     | Relay Driver Control. A logic low at TESTIN forces TESTOUT low. TTL compatible with internal current source pullups.  |
| TESTOUT                 | Output    | Relay Driver. Open collector driver with emitter internally connected to BGND.  |
| TMG                     | —         | Thermal Management. External resistor connects between this pin and VBAT to offload power from SLIC.  |
| VBAT                    | Battery   | Battery supply and connection to substrate.   |
| VBREF                   | —         | This is an AMD reserved pin. Always connect to VBAT pin.  |
| VCC                     | Power     | +5 V power supply.  |
| VDC                     | Output    | Voltage output at this pin is proportional to the voltage across pins A and B (VAB).  |
| VTX                     | Output    | Transmit Audio. This output is 0.50 times the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.   |

**ABSOLUTE MAXIMUM RATINGS**

|   |                            |
|---|----------------------------|
| Storage temperature                                 | −55°C to +150°C            |
| $V_{CC}$ with respect to AGND/DGND                  | −0.4 V to +7 V             |
| $V_{BAT}$ with respect to AGND/DGND:                |                            |
| Continuous  | +0.4 V to −70 V            |
| 10 ms   | +0.4 V to −75 V            |
| BGND with respect to AGND/DGND                      | +3 V to −3 V               |
| A(TIP) or B(RING) to BGND:                          |                            |
| Continuous  | $V_{BAT}$ to +1 V          |
| 10 ms (f = 0.1 Hz)                                  | −70 V to +5 V              |
| 1 $\mu$ s (f = 0.1 Hz)                              | −80 V to +8 V              |
| 250 ns (f = 0.1 Hz)                                 | −90 V to +12 V             |
| Current from A(TIP) or B(RING)                      | $\pm 150$ mA               |
| RINGOUT current                                     | 50 mA                      |
| TESTOUT current                                     | 100 mA                     |
| RINGOUT/TESTOUT voltage                             | BGND to +7 V               |
| RINGOUT/TESTOUT transient                           | BGND to +10 V              |
| DA and DB inputs                                    |                            |
| Voltage on ring-trip inputs                         | $V_{BAT}$ to 0 V           |
| Current into ring-trip inputs                       | $\pm 10$ mA                |
| C2–C1, TESTIN                                       |                            |
| Input voltage                                       | −0.4 V to $V_{CC} + 0.4$ V |
| Maximum power dissipation, continuous,              |                            |
| $T_A = 70^\circ\text{C}$ , No heat sink (See note): |                            |
| In 32-pin PLCC package                              | 1.7 W                      |
| Thermal Data:                                       | $\theta_{JA}$              |
| In 32-pin PLCC package                              | 43°C/W typ                 |
| ESD immunity/pin (HBM)                              | 1500 V                     |

**Note:** Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never see this temperature and operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

**OPERATING RANGES****Commercial (C) Devices**

|                                  |                    |
|----------------------------------|--------------------|
| Ambient temperature              | 0°C to +70°C*      |
| $V_{CC}$                         | 4.75 V to 5.25 V   |
| $V_{BAT}$                        | −19 V to −58 V     |
| AGND/DGND                        | 0 V                |
| BGND with respect to             |                    |
| AGND/DGND                        | −100 mV to +100 mV |
| Load resistance on VTX to ground | 20 k $\Omega$ min  |

The operating ranges define those limits between which the functionality of the device is guaranteed.

\* Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from −25°C to +85°C is guaranteed by characterization and periodic sampling of production units.

## ELECTRICAL CHARACTERISTICS

| Description  | Test Conditions (See Note 1)   | Min            | Typ            | Max            | Unit  | Note   |
|--|--|----------------|----------------|----------------|-------|--------|
| Transmission Performance   |  |                |                |                |       |        |
| 2-wire return loss   | 200 Hz to 3.4 kHz  | 18             | 36             |                | dB    | 1, 4   |
| Analog output (V <sub>TX</sub> ) impedance                           |  |                | 3              | 20             | Ω     | 4      |
| Analog (V <sub>TX</sub> ) output offset voltage                      | 0°C to +70°C<br>–25°C to +85°C   | –40<br>–50     |                | +40<br>+50     | mV    | —<br>4 |
| Overload level, 2 wire and 4 wire                                    | Active state   | 2.5            |                |                | Vpk   | 2a     |
| Overload level   | On hook, R <sub>LAC</sub> = 900 Ω  | 1.5            |                |                | Vrms  | 2b     |
| THD, Total Harmonic Distortion                                       | 0 dBm<br>+7 dBm  |                | –64<br>–55     | –50<br>–40     | dB    | 5      |
| THD, on hook   | +3 dBm, R <sub>LAC</sub> = 900 Ω   |                |                | –36            |       |        |
| Longitudinal Capability (See Test Circuit D)                         |  |                |                |                |       |        |
| Longitudinal to metallic L-T, L-4 balance                            | <u>200 Hz to 1 kHz</u>   |                |                |                |       |        |
|  | 0°C to +70°C –1*   | 53             |                |                | dB    | 4      |
|  | 0°C to +70°C –2  | 63             |                |                |       |        |
|  | –25°C to +85°C –1  | 50             |                |                |       |        |
|  | –25°C to +85°C –2  | 58             |                |                |       |        |
|  | <u>1 kHz to 3.4 kHz</u>  |                |                |                |       |        |
|  | 0°C to +70°C –1*   | 53             |                |                | dB    |        |
|  | 0°C to +70°C –2  | 58             |                |                |       |        |
|  | –25°C to +85°C –1  | 50             |                |                |       |        |
|  | –25°C to +85°C –2  | 53             |                |                |       |        |
| Longitudinal current per pin (A or B)                                | Active state   | 8.5            | 27             |                | mArms | 7      |
| Longitudinal impedance at A or B                                     | 0 to 100 Hz  |                | 25             | 35             | Ω/pin |        |
| Idle Channel Noise   |  |                |                |                |       |        |
| C-message weighted noise   | R <sub>L</sub> = 600 Ω 0°C to +70°C<br>R <sub>L</sub> = 600 Ω –25°C to +85°C |                | +7             | +11<br>+13     | dBrnC | 4      |
| Insertion Loss and Balance Return Signal (See Test Circuits A and B) |  |                |                |                |       |        |
| Gain accuracy 4- to 2-wire   | 0 dBm, 1 kHz 0°C to +70°C<br>–25°C to 85°C                                   | –0.15<br>–0.20 | 0<br>0         | +0.15<br>+0.20 | dB    | 4      |
| Gain accuracy 2- to 4-wire, 4- to 4-wire                             | 0 dBm, 1 kHz 0°C to +70°C<br>–25°C to 85°C                                   | –6.17<br>–6.22 | –6.02<br>–6.02 | –5.87<br>–5.82 |       | 4      |
| Gain accuracy, 4- to 2-wire  | On hook, R <sub>LAC</sub> = 900 Ω  | –0.35          |                | +0.35          |       | 4      |
| Gain accuracy, 2- to 4-wire, 4- to 4-wire                            | On hook, R <sub>LAC</sub> = 900 Ω  | –6.37          | –6.02          | –5.67          |       |        |
| Gain accuracy over frequency   | 300 Hz to 3400 Hz 0°C to +70°C<br>relative to 1 kHz –25°C to +85°C           | –0.10<br>–0.15 |                | +0.10<br>+0.15 |       | 4      |
| Gain tracking  | +3 dBm to –55 dBm 0°C to +70°C<br>relative to 0 dBm –25°C to +85°C           | –0.10<br>–0.15 |                | +0.10<br>+0.15 |       | 4      |

## ELECTRICAL CHARACTERISTICS (continued)



| Description   | Test Conditions (See Note 1)  | Min                     | Typ            | Max                     | Unit | Note        |
|---|---|-------------------------|----------------|-------------------------|------|-------------|
| <b>Note:</b><br>* Performance Grade   |   |                         |                |                         |      |             |
| Gain tracking<br>On hook, R <sub>LAC</sub> = 900 Ω  | 0 dBm to −37 dBm                      0°C to +70°C<br>−25°C to +85°C<br>+3 dBm to 0 dBm | −0.10<br>−0.15<br>−0.35 |                | +0.10<br>+0.15<br>+0.35 | dB   | —<br>4<br>— |
| Group delay   | 0 dBm, 1 kHz  |                         | 4              |                         | μs   | 4, 7        |
| <b>Line Characteristics</b>   |   |                         |                |                         |      |             |
| I <sub>L</sub> , short loops, Active state  | R <sub>LDC</sub> = 900 Ω  | 20                      | 23             | 26                      | mA   |             |
| I <sub>L</sub> , long loops, Active state   | R <sub>LDC</sub> = 1600 Ω, BAT = −42.75 V, T <sub>A</sub> = 25°C                        | 18                      | 22             |                         |      |             |
| I <sub>L</sub> , accuracy, Standby state  | I <sub>L</sub> = $\frac{ BAT  - 3\text{ V}}{R_L + 400}$ T <sub>A</sub> = 25°C           | 0.7I <sub>L</sub>       | I <sub>L</sub> | 1.3I <sub>L</sub>       |      |             |
|   | Constant-current region   | 18                      | 30             |                         |      |             |
| I <sub>L</sub> , loop current, Disconnect state   | R <sub>L</sub> = 0  |                         |                | 100                     | μA   |             |
| I <sub>L</sub> LIM  | Active, A and B to GND  |                         | 80             | 120                     | mA   |             |
| VDC accuracy  | R <sub>L</sub> = 300 Ω<br>R <sub>L</sub> = 900 Ω  | 0.300<br>0.920          | 0.350<br>1.050 | 0.400<br>1.18           | V    |             |
| V <sub>AB</sub> , Open Circuit voltage  | V <sub>BAT</sub> = −52 V  | −42.75                  | −46            |                         |      |             |
| <b>Power Supply Rejection Ratio (V<sub>RI</sub>PPLE = 100 mVrms), Active Normal State</b> |   |                         |                |                         |      |             |
| V <sub>CC</sub>   | 50 Hz to 3400 Hz<br>500 Hz to 3000 Hz   | 30<br>35                | 50             |                         | dB   | 5           |
| V <sub>BAT</sub>  | 50 Hz to 3400 Hz<br>500 Hz to 3000 Hz   | 28<br>40                | 50             |                         |      |             |
| V <sub>CC</sub> , on hook   | 50 Hz to 3400 Hz  | 30                      | 50             |                         |      |             |
| V <sub>BAT</sub> , on hook  | 50 Hz to 100 Hz   | 4                       | 8              |                         | dB   | 4           |
|   | 100 Hz to 200 Hz  | 9                       | 14             |                         |      |             |
|   | 200 Hz to 300 Hz  | 16                      | 24             |                         |      |             |
|   | 300 Hz to 500 Hz  | 24                      | 28             |                         |      |             |
|   | 500 Hz to 1000 Hz   | 30                      | 34             |                         |      |             |
|   | 1 kHz to 3400 Hz  | 34                      | 40             |                         |      |             |
| Control pin feed-through (C2–C1)  | 50 Hz to 3400 Hz  | 35                      | 50             |                         |      |             |
| Effective internal resistance   | CAS pin to V <sub>BAT</sub>   | 85                      | 170            | 255                     | kΩ   |             |
| <b>Power Dissipation</b>  |   |                         |                |                         |      |             |
| On hook, Disconnect state   |   |                         | 45             | 70                      | mW   |             |
| On hook, Standby state  |   |                         | 55             | 85                      |      |             |
| On hook, Active state   | R <sub>TMG</sub> = 2500 Ω   |                         | 150            | 270                     |      |             |
| Off hook, Standby state   | R <sub>L</sub> = 600 Ω  |                         | 860            | 1200                    |      |             |
| Off hook, Active state  | R <sub>L</sub> = 300 Ω, R <sub>TMG</sub> = 2500 Ω                                       |                         | 700            | 950                     |      |             |
| <b>Supply Currents, Battery = −48 V</b>   |   |                         |                |                         |      |             |

**ELECTRICAL CHARACTERISTICS (continued)**

| Description   | Test Conditions (See Note 1)  | Min                        | Typ                  | Max               | Unit  | Note |
|---|---|----------------------------|----------------------|-------------------|-------|------|
| ICC,<br>On-hook V <sub>CC</sub> supply current      | Disconnect state<br>Standby state<br>Active state                                 |                            | 3.0<br>2.8<br>6.3    | 4.0<br>4.0<br>8.5 | mA    |      |
| IBAT,<br>On-hook V <sub>BAT</sub> supply current    | Disconnect state<br>Standby state<br>Active state                                 |                            | 0.6<br>0.8<br>2.8    | 1.0<br>1.5<br>4.8 |       |      |
| <b>RFI Rejection</b>                                |   |                            |                      |                   |       |      |
| RFI rejection                                       | 100 kHz to 30 MHz, (See Figure F)   |                            |                      | 1.0               | mVrms | 4    |
| <b>Receive Summing Node (RSN)</b>                   |   |                            |                      |                   |       |      |
| RSN DC voltage                                      | I <sub>RSN</sub> = 0 mA   |                            | 0                    |                   | V     | 4    |
| RSN impedance                                       | 200 Hz to 3.4 kHz   |                            | 10                   | 20                | Ω     |      |
| <b>Logic Inputs (C2–C1, TESTIN)</b>                 |   |                            |                      |                   |       |      |
| V <sub>IH</sub> , input High voltage                |   | 2.0                        |                      |                   | V     |      |
| V <sub>IL</sub> , input Low voltage                 |   |                            |                      | 0.8               |       |      |
| I <sub>IH</sub> , input High current                |   | −75                        |                      | 40                | μA    |      |
| I <sub>IL</sub> , input Low current                 |   | −400                       |                      | −13               |       |      |
| <b>Logic Output (<math>\overline{DET}</math>)</b>   |   |                            |                      |                   |       |      |
| V <sub>OL</sub> , output Low voltage                | I <sub>out</sub> = 0.3 mA, 15 kΩ to V <sub>CC</sub>                               |                            |                      | 0.40              | V     |      |
| V <sub>OH</sub> , output High voltage               | I <sub>out</sub> = −0.1 mA, 15 kΩ to V <sub>CC</sub><br>I <sub>out</sub> = −10 μA | 2.4<br>0.7•V <sub>CC</sub> | 0.97•V <sub>CC</sub> |                   |       |      |
| <b>Ring-Trip Detector Input (DA, DB)</b>            |   |                            |                      |                   |       |      |
| Bias current  |   | −20                        | −5                   |                   | nA    | 4    |
| Offset voltage                                      | Source resistance = 2 MΩ  | −50                        | 0                    | +50               | mV    | 6    |
| Offset voltage                                      | Source resistance mismatch = 3 MΩ   | −50                        | 0                    | +50               |       | 4    |
| <b>Relay Driver Output (RINGOUT, TESTOUT)</b>       |   |                            |                      |                   |       |      |
| V <sub>OH</sub> , On voltage, RINGOUT               | I <sub>OL</sub> = 40 mA   |                            | +0.3                 | +0.7              | V     |      |
| V <sub>OH</sub> , On voltage, TESTOUT               | I <sub>OL</sub> = 80 mA   |                            | +0.4                 | +1.0              |       |      |
| I <sub>OL</sub> , Off leakage, RINGOUT              | V <sub>OH</sub> = +5 V  |                            | 0                    | 100               | μA    |      |
| I <sub>OL</sub> , Off leakage, TESTOUT              | V <sub>OH</sub> = +5 V  | 80                         | 140                  | 200               |       |      |
| Zener breakover                                     | I <sub>Z</sub> = 300 μA   | 5.7                        | 7.2                  |                   | V     |      |
| Zener On voltage, RINGOUT                           | I <sub>Z</sub> = 30 mA  |                            | 8                    |                   |       |      |
| Zener On voltage, TESTOUT                           | I <sub>Z</sub> = 80 mA  |                            | 8                    |                   |       |      |
| <b>Loop Detector</b>                                |   |                            |                      |                   |       |      |
| R <sub>LTH</sub> , loop-detect threshold resistance | Active state, R <sub>D</sub> = 35.4 kΩ<br>Standby state, R <sub>D</sub> = 35.4 kΩ | RD/11.5<br>RD/15           | RD/10.1<br>RD/12.6   | RD/8.8<br>RD/10   | Ω     | 8    |



## RELAY DRIVER SCHEMATICS

**Notes:**

1. Unless otherwise noted, test conditions are  $BAT = -52\text{ V}$ ,  $V_{CC} = +5\text{ V}$ ,  $R_L = 900\ \Omega$ ,  $R_T = 225\text{ k}\Omega$ ,  $RRX = 225\text{ k}\Omega$ ,  $R_{DC1} = R_{DC2} = 27.17\text{ k}\Omega$ ,  $R_{TMG} = 2500\ \Omega$ ,  $RD = 35.4\text{ k}\Omega$ , no fuse resistors,  $CHP = 0.1\ \mu\text{F}$ ,  $C_{DC} = 0.1\ \mu\text{F}$ ,  $C_{CAS} = 0.1\ \mu\text{F}$ ,  $D1 = 1\text{N400x}$ ,  $BSWEN = \text{logic low (0)}$ , (two-wire AC input impedance is a  $900\ \Omega$ ).
2. a. Overload level is defined when  $THD = 1\%$ .  
b. Overload level is defined when  $THD = 1.5\%$ .
3. Balance return signal is the signal generated at  $V_{TX}$  by  $V_{RX}$ . This specification assumes that the two-wire AC load impedance matches the programmed impedance.
4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. This parameter is tested at  $1\text{ kHz}$  in production. Performance at other frequencies is guaranteed by characterization.
6. Tested with  $0\ \Omega$  source impedance.  $2\text{ M}\Omega$  is specified for system design only.
7. Minimum current level guaranteed not to cause a false Loop Detect.
8.  $\overline{DET}$  goes high during loss of  $V_{BAT}$  supply.


**Table 1. SLIC Decoding**

| State | C2 | C1 | 2-Wire Status | $\overline{DET}$ Output |
|-------|----|----|---------------|-------------------------|
| 0     | 0  | 0  | Disconnect    | Ring trip               |
| 1     | 0  | 1  | Ringing       | Ring trip               |
| 2     | 1  | 0  | Active        | Loop detector           |
| 3     | 1  | 1  | Standby       | Loop detector           |

Table 2. User-Programmable Components

|  |  |
|--|--|
| $Z_T = 250(Z_{2WIN} - 2R_F)$   | $Z_T$ is connected between the VTX and RSN pins. The fuse resistors are $R_F$ and $Z_{2WIN}$ is the desired 2-wire AC input impedance. When computing $Z_T$ , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account. |
| $Z_{RX} = \frac{Z_L}{G_{42L}} \cdot \frac{500 \cdot Z_T}{Z_T + 250(Z_L + 2R_F)}$   | $Z_{RX}$ is connected from $V_{RX}$ to $R_{SN}$ . $Z_T$ is defined above, and $G_{42L}$ is the desired receive gain.   |
| $R_{DC1} + R_{DC2} = \frac{1250}{I_{LOOP}}$<br>$C_{DC} = 1.5 \text{ ms} \cdot \frac{R_{DC1} + R_{DC2}}{R_{DC1} \cdot R_{DC2}}$   | $R_{DC1}$ , $R_{DC2}$ , and $C_{DC}$ form the network connected to the RDC pin. $R_{DC1}$ and $R_{DC2}$ are approximately equal. $I_{LOOP}$ is the desired loop current in the constant-current region.  |
| $RD_{ACTIVE} = 10.1 \cdot R_{LTH}$ for $ V_{BAT}  > 40 \text{ V}$<br>$RD_{STANDBY} = 10(R_{LTH} + 400) \cdot \frac{54 \text{ V}}{BAT - 3}$<br>$RD_{ACTIVE} = \frac{375}{I_{DET}}$ for $ V_{BAT}  < 40 \text{ V}$<br>$RD_{STANDBY} = \frac{375}{I_{DET}}$ | $R_{LTH}$ is the desired loop resistance detect threshold. $I_{LTH}$ is the loop current at $R_{LTH}$ for a given battery.   |
| $C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi f_c}$   | $C_{CAS}$ is the regulator filter capacitor and $f_c$ is the desired filter cut-off frequency.   |
| $I_{STANDBY} = \frac{V_{BAT} - 3 \text{ V}}{400 \Omega + R_L}$   | Standby loop current (resistive region).   |
| $VDC \text{ Scale Factor} = \frac{63.4 \cdot R_L}{R_{DC1} + R_{DC2}}$  | VDC Scale Factor valid for constant-current region.  |
| <b>Thermal Management Equations (Normal Active and Tip Open States)</b>  |  |
| $R_{TMG} \geq \frac{ V_{BAT}  - 6 \text{ V}}{I_{LOOP}} - 70 \Omega$  | $R_{TMG}$ is connected from $T_{MG}$ to $V_{BAT}$ and is used to limit power dissipation within the SLIC in Active and Disconnect states only.   |
| $P_{RTMG} = \frac{( V_{BAT}  - 6 \text{ V} - (I_L \cdot R_L))^2}{(R_{TMG} + 70 \Omega)^2} \cdot R_{TMG}$   | Power dissipated in the thermal management resistor, $R_{TMG}$ , during Active and Disconnect states.  |
| $P_{SLIC} =  V_{BAT}  \cdot I_L - P_{RTMG} - R_L(I_L)^2 + 0.12 \text{ W}$  | Power dissipated in the SLIC while in Active and Disconnect states.  |

## DC FEED CHARACTERISTICS




$$1. V_{AB} = I_L R_L' = \frac{1250}{R_{DC}} R_L', \text{ where } R_L' = R_L + 2R_F$$

$$2. V_{AB} = |V_{BAT}| - 3.3 - I_L \frac{R_{DC}}{300}$$

$$3. V_{AB} = |V_{BAT}| - 5.5 - I_L \frac{R_{DC}}{300}$$

## a. Load Line (typical)




Feed current programmed by  $R_{DC1}$  and  $R_{DC2}$

## b. Feed Programming


Figure 1. DC Feed Characteristics

# TEST CIRCUITS



$$I_{L2-4} = 20 \log (V_{TX} / V_{AB})$$


## A. Two- to Four-Wire Insertion Loss



$$I_{L4-2} = 20 \log (V_{AB} / V_{RX})$$


$$BRS = 20 \log (V_{TX} / V_{RX})$$

## B. Four- to Two-Wire Insertion Loss and Balance Return Signal



## C. Longitudinal Balance


## TEST CIRCUITS (continued)



$Z_D$ : The desired impedance; e.g., the characteristic impedance of the line


$$\text{Return loss} = -20 \log (2 V_M / V_S)$$

## D. Two-Wire Return Loss Test Circuit



## E. RFI Test Circuit

## TEST CIRCUITS (continued)



F. Am79486 Test Circuit

## REVISION SUMMARY

## Revision A to Revision B

- Minor changes were made to the data sheet style and format to conform to AMD standards.
- Absolute Maximum Ratings: Added ESD immunity specification

## Trademarks

Copyright © 1998 Advanced Micro Devices, All rights reserved.

AMD, the AMD logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.